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Optical communication achieves high fanout and short delay advantageous for information integra-
tion in neural systems. Superconducting detectors enable signaling with single photons for maximal
energy efficiency. We present designs of superconducting optoelectronic neurons based on supercon-
ducting single-photon detectors, Josephson junctions, semiconductor light sources, and multi-planar
dielectric waveguides. These circuits achieve complex synaptic and neuronal functions with high
energy efficiency, leveraging the strengths of light for communication and superconducting electron-
ics for computation. The neurons send few-photon signals to synaptic connections. These signals
communicate neuronal firing events as well as update synaptic weights. Spike-timing-dependent
plasticity is implemented with a single photon triggering each step of the process. Microscale light-
emitting diodes and waveguide networks enable connectivity from a neuron to thousands of synaptic
connections, and the use of light for communication enables synchronization of neurons across an
area limited only by the distance light can travel within the period of a network oscillation. Exper-
imentally, each of the requisite circuit elements has been demonstrated, yet a hardware platform
combining them all has not been attempted. Compared to digital logic or quantum computing, de-
vice tolerances are relaxed. For this neural application, optical sources providing incoherent pulses
with 10,000 photons produced with efficiency of 10−3 operating at 20 MHz at 4.2 K are sufficient to
enable a massively scalable neural computing platform with connectivity comparable to the brain
and thirty thousand times higher speed.
I. INTRODUCTION
Many motivations exist for developing computational
tools emulating the operation of the brain. One motiva-
tion is to develop hardware with complexity and scala-
bility approaching biological systems with the aim of un-
derstanding and harnessing cognition. Artificial systems
demonstrating intelligence are likely to employ princi-
ples of differentiated functional specialization combined
with information integration, as observed in cortex [1–
4]. These principles introduce severe demands on hard-
ware for communication. At the local scale of functional
clusters, neurons must achieve high fan-out to address
many synaptic connections. Neurons with thousands
of in-directed and out-directed synaptic connections are
necessary for providing efficient information integration
as well as the ability for each neuron to recognize many
patterns of activity [5–7]. At the global scale, commu-
nication must be as fast as possible to avoid delays and
enable a large neuronal pool in transient synchronized
oscillations [6, 8, 9]. The exceptional demands for com-
munication at both scales in neural systems steers us to
use light as a signaling mechanism [10, 11].
For large-scale cognitive systems, communication must
be accompanied by energy efficiency. Energy efficiency is
necessary at the chip scale so power density remains low
enough for local cooling to be possible, and at the system
scale so the entire structure can function within an at-
tainable power budget. Each synaptic event must use as
little energy as possible. If light is utilized for communi-
cation, it is not possible to send messages with less energy
than a single photon. We can envision a neuron with a
thousand connections producing a few thousand photons
in a neuronal firing event, and sending a few of these
photons to each synaptic connection. While semiconduc-
tor light-emitting diodes (LEDs) are a strong candidate
for the light sources to produce these pulses of a few
thousand photons, superconducting single-photon detec-
tors appear to be best equipped to achieve the necessary
detection operations while maintaining energy efficiency
and fabrication process integrability.
This reasoning leads us to pursue neuromorphic hard-
ware combining semiconductor light sources with super-
conducting detectors. Superconducting optoelectronic
circuits with single-photon detectors (SPDs) working
with Josephson junctions (JJs) and flux storage loops
combine the strengths of light for communication and
electronics for computation. A schematic overview of the
neuron under consideration is shown in Fig. 1. Photons
from afferent neurons are received by SPDs at a neu-
ron’s synapses. Using Josephson circuits, these detection
events are converted into an integrated supercurrent that
is stored in a superconducting loop. The amount of cur-
rent added to the integration loop during a synaptic pho-
ton detection event is determined by the synaptic weight.
The synaptic weight is dynamically adjusted by another
circuit combining SPDs and JJs. When the integrated
current from all the synapses of a given neuron reaches a
threshold, an amplification cascade begins in the trans-
mitter portion of the circuit, resulting in the production
of light from a waveguide-integrated LED. The photons
thus produced fan out through a network of passive di-
electric waveguides and arrive at the synaptic terminals
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FIG. 1. Schematic and circuit diagram of a loop neuron. In the schematic, excitatory (Se) and inhibitory (Si) synapses are
shown, as are the synaptic weight update circuits (W). The synapses receive signals as faint as a single photon and add
supercurrent to an integration loop. Upon reaching threshold, a signal is sent to the transmitter circuit (T), which produces
a photon pulse. Some photons from the pulse are sent to downstream synaptic connections, while some are used locally to
update synaptic weights via spike-timing-dependent plasticity. In the circuit diagram, SPDs are shown as a variable resistor in
series with an inductor. Photons received by the synapse produce flux in the synaptic integration (SI) loop, which is inductively
coupled to the neuronal integration (NI) loop. Correlated events between pre- and post-synaptic neurons change the state of
flux in the synaptic storage (SS) loop, and therefore affect the current in the synaptic bias (SB) loop. When the current induced
in the neuronal integration loop reaches threshold, the amplification sequence is initiated, resulting in the production of light
from the semiconductor diode. Amplifier circuit symbols are introduced in Sec. III These photons are used to communicate to
downstream synaptic connections.
of other neurons where the process repeats.
Due to the many roles of superconducting loops, we
refer to these devices as loop neurons. In this work, we
present an introduction to the circuit principles of loop
neurons. In other work [11–15] we explore more details
of circuit and system functionality. These theoretical in-
vestigations indicate that superconducting optoelectronic
networks (SOENs) have the potential to achieve com-
plex neural functionality. The principles of cognition [1–
4] inform us that communication is crucial for informa-
tion integration in neural systems. The use of light for
communication leads to the potential for neurons with
thousands of connections, comparable to biological neu-
ral systems. The use of single-photon detectors enables
communication to be highly efficient, leading to network
operation with power density low enough to be cooled,
even for massively scaled systems. The use of Joseph-
son circuits provides the complex functionality required
for synaptic processing and memory operations. While
developing these systems requires an investment in new
hardware, the prospect of achieving cognitive systems
with thirty-thousand times the speed of biological sys-
tems and the potential to scale to networks with many
more neurons and synapses than the human brain pro-
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FIG. 2. Synaptic circuit diagrams. (a) Simple implementa-
tion of synaptic receiver wherein an SPD in parallel with a
JJ serves to transduce single-photon detection events to flux
stored in the SI loop. The DC bias, Isy, determines the synap-
tic weight by changing the amount of flux added to the SI loop
during a synaptic firing event. Parameters for all circuits pre-
sented in this work are given in Appendix A. (b) Multiple SI
loops coupled to the NI loop. The flux from all the SI loops
adds current to the NI loop, and when that current reaches
Ic of the thresholding junction, Jth, a neuronal firing event
occurs.
vides ample motivation to develop SOENs. In Sec. II we
describe designs of synaptic receiver and weight-update
circuits based on single-photon detectors and Josephson
junctions. In Sec. III we describe the amplifier chain that
converts a millivolt electrical signal output from the su-
perconducting synapses to a volt input to the LED. To-
gether, the synaptic circuits and amplifier circuits pro-
vide the neuronal functionality to build complex, efficient
neurons. We discuss unique opportunities for this tech-
nology in Sec. IV.
II. SYNAPTIC CIRCUITS
The primary function we require of a superconducting
optoelectronic synapse is to detect a faint photonic sig-
nal (order one photon) and convert this communication
event to an electrical signal where it can add to the neu-
ron’s integrated signal. A simple circuit that performs
this synaptic operation is shown in Fig. 2(a). An SPD
[16–19] is shown as a variable resistor in series with an in-
ductor. In the steady state, the variable resistor has zero
resistance. Upon detection of one or more photons, the
variable resistor temporarily switches to a high-resistance
state (≈ 5 kΩ) for 200 ps [20]. The SPD is in parallel with
a JJ. This JJ is referred to as the synaptic firing junction,
labeled Jsf . In the steady state, Jsf is biased slightly be-
low its switching current by Isy, the synaptic bias current.
In general, JJs are current biased to bring them to the
desired operating point relative to their critical current,
Ic [21, 22]. The current bias Ispd flows through the SPD
until a photon is detected, at which point Ispd is diverted
across rspd (shown with red arrow) to Jsf , returning to
the SPD with the τspd = Lspd/rspd time constant. When
Ispd is diverted across Jsf , the net current to Jsf exceeds
the junction critical current, and Jsf produces a series of
fluxons [23]. These fluxons are trapped in a supercon-
ducting loop, referred to as the synaptic integration (SI)
loop. This process is referred to as a synaptic firing event.
An example synaptic firing event is shown in Fig. 3(a), as
simulated with WRSpice [24]. The red trace shows the
current diverted from the SPD to Jsf . The blue trace
shows the voltage pulses (Vsi) across Jsf as fluxons are
produced. The green trace shows the current added to
the SI loop (Isi). The three traces have been indepen-
dently normalized. The colors of the traces in this plot
correspond to the labeled node and current paths in the
circuit diagram of Fig. 2(a).
The energy of a synaptic firing event ranges from 6 aJ -
45 aJ. This energy is determined by the SPD current and
inductance through the contribution LspdI
2
spd/2, and by
the energy required to produce a fluxon, EJ = IcΦ0,
where Φ0 is a quantum of magnetic flux. For the circuit
parameters considered here (see Appendix A), the SPD
contribution is 4 aJ per synaptic firing event. The JJ con-
tribution is 2 aJ in the case of weak synaptic weight and
41 aJ in the case of strong synaptic weight, because more
fluxons are produced. As we will see in Sec. III, genera-
tion of photons requires far more energy than generation
of fluxons. This is one reason why it is advantageous to
trigger a synaptic firing event with one or a few photons
while setting the synaptic weight in the electronic domain
through the number of generated fluxons.
The synaptic receiver circuit shown in Fig. 2(a) is a
photon-to-fluxon transducer, and more details can be
found in Ref. 12. During a synaptic firing event, flux-
ons are added to the SI loop. We require the signals
from many synapses to contribute to an integrated neu-
ronal signal. One means of accomplishing this integra-
tion is depicted in Fig. 2(b). The flux of many SI loops
is inductively coupled to a larger superconducting loop,
referred to as the neuronal integration (NI) loop. The NI
loop stores a signal proportional to the stored flux in all
the SI loops. The current in the NI loop flows through
Jth, referred to as the thresholding junction. The cur-
rent through Jth is analogous to the membrane potential
of a neuron [25, 26], and when this current equals the
Ic of Jth, threshold has been reached, and a neuronal
firing event occurs. This neuronal firing event and the
associated production of light are described in Sec. III.
The use of mutual inductors to couple SI loops to the
NI loop ensures that as more synapses are added, current
leakage pathways are not introduced. Mutual inductors
also provide synaptic independence in that the signals
from synaptic firing events on two or more synapses con-
nected to the same neuron add linearly even if the synap-
tic firing events overlap in time. Additionally, mutual in-
ductors introduce a straightforward means of achieving
an inhibitory synaptic connection [27] by coupling an SI
loop to the NI loop with the sign of mutual inductance
countering the bias current to Jth.
During a synaptic firing event, the number of fluxons
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FIG. 3. Operation of synaptic circuits. (a) Activity dur-
ing a synaptic firing event. The colors are in reference to
the current paths and voltage node labeled in Fig. 2(a). The
three traces are independently normalized. (b) The inte-
grated current in the NI loop as three excitatory and two in-
hibitory synaptic firing events occur. The green traces repre-
sent synaptic firing events on excitatory synapses, and the red
traces represent synaptic firing events on inhibitory synapses
(left y-axis). The blue trace shows the integrated current in
the NI loop (right y-axis). The colors here do not reference
Fig. 2.
added to the integrated signal in the SI loop is determined
by the synaptic current bias, Isy. When Isy = 1 µA, 33
fluxons are added to the SI loop (Fig. 3(a)). If Isy = 3µA,
497 fluxons are added to the SI loop. Therefore, we can
control the synaptic weight with the current bias Isy. In
Fig. 3(b) we show the current in the NI loop as a function
of time as both excitatory and inhibitory synaptic firing
events occur with both weak and strong synaptic weights.
While the synaptic weight can be controlled dynami-
cally through Isy, it is also affected by the total induc-
tance of the SI loop and the mutual inductance between
the SI and NI loops. A fluxon entering the SI loop adds
current equal to Φ0/Lsi, where Lsi represents the total
inductance of the SI loop. The amount of current in-
duced in the NI loop is determined by Msy and the total
inductance of the NI loop.
In general, the current from many synaptic firing
events will be stored in the SI loops. One can control the
storage capacity and storage duration of the loops with
inductance and resistance. The choice of Lsi determines
the storage capacity through the factor βL/2pi = LIc/Φ0,
which quantifies the number of fluxons that can be stored
in a loop [21]. The inductance of the SI loop, in con-
junction with the dynamic synaptic weight set with Isy,
determine the number of synaptic firing events that can
be received before the loop saturates. When a resistance
is included in an SI loop, the trapped flux will leak from
the loop, so it is not necessary to implement a separate
means of purging the SI loops of flux. The loop cur-
rent will decay with time constant τsi = Lsi/rsi. Lsi and
rsi are entirely independent, so a wide variety of storage
capacities and time constants can be achieved.
Together, Lsi and rsi determine the temporal filtering
properties of the synapse. With small βL and large τsi,
a sequence of synaptic firing events in rapid succession
will cause the SI loop to saturate, and high-pass filtering
will be achieved. With large βL, long sequences of synap-
tic firing events can continue to increase the current in
the NI loop, so that no temporal filtering is implemented.
Low-pass filtering can also be achieved with slightly more
circuit complexity [13]. These types of temporal filtering
are analogous to short-term plasticity mechanisms in bi-
ological neural systems.
It is advantageous for a neuron to have access to as
much information as possible about the activity of the
other neurons from which it receives synaptic input. We
therefore suspect it will be advantageous for each neu-
ron in the network to have a diversity of synapses with
a broad statistical spread of SI loop storage capacities
and temporal filtering properties, as well as different in-
tegration times to store information occurring at different
times in the past.
If we wish to use superconducting optoelectronic cir-
cuits to implement machine learning, we can manipulate
the synaptic weights with Isy and the neuronal thresh-
old with Ith. A circuit which switches Isy between weak
and strong states is shown in Fig. 4(a). A standard flux-
quantum memory cell [21, 22] is inductively coupled to a
loop which supplies Isy to the synapse. If the state of flux
in the memory cell loop, referred to as the synaptic stor-
age (SS) loop, is zero, Isy = 1µA, and the synaptic weight
is weak. If the SS loop contains a fluxon, Isy = 3 µA,
and the synaptic weight is strong. Figure 4(b) shows the
synapse repeatedly switching between weak and strong
states on a sub-nanosecond time scale in response to a
pair of supervised learning drive signals, I+ and I−. The
energy required to switch the synapse is less than an at-
tojoule, as only a single fluxon must be generated. Be-
cause switching of the synapse only requires changing the
superconducting phase across a JJ, this plasticity mech-
anism is not susceptible to material fatigue. Here we
show the synaptic weight switching between states sim-
ply to demonstrate the range of capability. In practice,
the synapse would switch between states only as needed
based on the training protocol or learning environment,
and it would hold its state indefinitely between update
events.
Temporal zoom of strengthening and weakening is
shown in Fig. 4(b), with added traces showing the volt-
age pulses as fluxons enter the SS loop. The synapse can
switch in a few tens of picoseconds, and it can hold its
value as long as superconductivity is maintained. Neu-
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FIG. 4. Supervised binary synapse. (a) Circuit diagram. The
synaptic storage (SS) loop can store zero or one fluxons. The
state of flux in the SS loop affects the current in the synaptic
bias (SB) loop, thereby determining the synaptic weight via
the synaptic current, Isy. (b) Temporal analysis of the binary
synapse as it is periodically switched between the potentiated
and depressed states. The square drive pulses are shown in
green and red, referenced to the left y-axis, while the synaptic
bias current is shown in blue, referenced to the right y-axis.
(c) Temporal zoom of a single switching cycle. In addition to
the drive pulses and Isy, the voltages at the nodes shown by
green and red dots in (a) are shown, referenced to the left y-
axis. The fluxons entering the SS loop during switching events
are observed as voltage pulses of few-picosecond duration.
ronal inter-spike intervals [25] are likely to be on the order
of tens of nanoseconds in loop neurons, due to the reset-
ting dynamics of the light-generation circuits [14]. The
fact that the synaptic weight update circuits can be re-
configured orders of magnitude faster than the inter-spike
interval opens the possibility that synaptic weights may
be extended to the frequency domain. The same synapse
may be strong in some Fourier components and weak in
others. Operation in this manner may enable the same
structural network to achieve different functional con-
nectivity on time scales as fast as network oscillations,
effectively multiplexing the number of computations the
network can perform. However, training a given network
to have a static set of synaptic weights is difficult enough,
so training each synapse to have a frequency dependence
may be prohibitively difficult. Weighting synapses in the
frequency domain is highly speculative.
Synapses with many stable levels are useful for ma-
chine learning [28] and memory retention [29]. The cir-
cuit of Fig. 4(a) can be extended to enable storage of
a large number of fluxons, and therefore a large num-
ber of intermediate synaptic weights between maximum
and minimum values. The number of values the synap-
tic weight can take is determined by the inductance of
the SS loop, Lss, and synapses with many hundreds of
synaptic weights can be achieved [13].
Extending the supervised synaptic weighting circuits
to adjust the value of Isy based on neuronal firing activity
is desirable to achieve unsupervised learning [25, 26, 30].
A circut which accomplishes this behavior is shown in
Fig. 5(a). This circuit performs spike-timing-dependent
plasticity (STDP) [31] based on temporal correlations be-
tween photons from the pre-synaptic and post-synaptic
neurons. If a photon from the pre-synaptic neuron is
detected by SPD1 just before a photon from the post-
synaptic neuron is detected by SPD2, the pre-synaptic
neuron is inferred to have contributed to the firing of
the post-synaptic neuron, and the synaptic weight is
strengthed. This two-photon sequence detection adds
flux to the SS loop, thereby strengthening the synap-
tic weight in a timing-dependent Hebbian manner [31].
A typical Hebbian update rule can be modeled by ∆w ∼
exp(−∆t/τ), where ∆w is the change in synaptic weight,
and ∆t is the difference in arrival times between the pre-
synaptic and post-synaptic events. Due to the nonlin-
earities of Josephson junctions, the temporal response of
the circuit in Fig. 5 is closer to linear decay as a function
of ∆t [13], and the temporal scale over which the cir-
cuit is sensitive to timing correlations is set by the L/r
time constant, which can be engineered for the desired
learning behavior.
The asymmetric bias of SPD1 and SPD2 ensures that if
the photons are incident in the opposite order, the state
of the SS loop remains unchanged. The lower portion of
the circuit of Fig. 5(a) (SPD3 and SPD4) is responsible
for weakening the synaptic weight if an anti-Hebbian se-
quence is detected. In this case, if a photon from the post-
synaptic neuron is detected by SPD4 just before a pho-
ton form the pre-synaptic neuron is detected by SPD3,
counter-propagating flux is added to the SS loop, and
the synaptic weight is weakened. The Hebbian and anti-
Hebbian operations taken together achieve STDP. The
photons which induce these synaptic update operations
are produced during the neuronal firing events of the pre-
and post-synaptic neurons. In the simplest manifesta-
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FIG. 5. Spike-timing-dependent plasticity. (a) Diagram of
the circuit combining SPDs and JJs to update the flux in
the SS loop based on temporal correlation between neuronal
firing events at the pre- and post-synaptic neurons. (b) The
currents diverted from the SPDs to the JJs (I+ and I−) as a
function of time as two-photon correlation events occur with
various time delays. (c) The synaptic bias current, Isy, as
a function of time as the Hebbian and anti-Hebbian events
occur. In (b) and (c), the arrival times of the photons are
indicated by vertical dashed lines.
tion, the photons used for synaptic update are simply
tapped off the waveguide exiting the LED and directed
to the synaptic update circuit during a neuronal firing
event.
The STDP circuit is simulated in operation, again with
WRSpice, and the results are shown in Figs. 5(b) and
(c). Figure 5(b) shows the currents I+ and I− (labeled
in Fig. 5(a)) due to sequence detection events with vari-
ous temporal delay, ∆t, between arrival times of pre- and
post-synaptic neurons. The vertical dashed lines indicate
the arrival times of the photons. The synaptic bias cur-
rent, Isy, is shown in Fig. 5(c) as a function of time as one
Hebbian sequence occurs, followed by two anti-Hebbian
sequences, and a final Hebbian sequence. The difference
in arrival times between the two photons is different for
each sequence. Implementing STDP with a single pho-
ton for each step of the update process maintains the
energy efficiency of the superconducting optoelectronic
platform. Superconducting optoelectronic circuits which
achieve metaplasticity [32, 33], short-term plasticity [34],
and homeostatic plasticity [35] are discussed in Ref. 13.
We have shown synaptic firing circuits transducing
single-photon detection events to stored supercurrent,
and we have shown synaptic weighting circuits which con-
trol how much current is added during a synaptic firing
event. We have discussed approaches to both supervised
learning, with 50 ps update time, as well as unsupervised
learning, with STDP performed with a single photon for
each step of the update process. We now turn our atten-
tion to the circuits that produce light during a neuronal
firing event.
III. PRODUCTION OF LIGHT AND POWER
CONSUMPTION
While the semiconductor band gap of silicon is near one
volt, the superconducting gap of typical low-temperature
superconductors is near one millivolt. This voltage mis-
match makes it difficult for superconducting devices to
change the state of semiconducting devices, particularly
at the high speed and low power that superconducting
electronics aspire to operate [36–39].
The situation is more accommodating in the neural
domain. As described in Sec. II, the synaptic circuits
utilized in superconducting optoelectronic hardware are
likely to make use of very fast and efficient Josephson
circuits. The high switching speed of JJs enables the
circuit to add a different number of fluxons for low versus
high synaptic weights. The energy efficiency of synaptic
circuits is necessary, because a neuron will receive many
synaptic firing events in order to reach threshold and
produce a neuronal firing event. But because neuronal
firing events are rare compared to synaptic firing events,
it is acceptable that they use more energy and occur with
lower speed. Therefore, devices and circuits which are
not acceptable for synaptic functions (or digital logic)
may be acceptable to achieve neuronal firing.
The circuit we consider for neuronal firing is shown in
Fig. 6(a). The device which produces the voltage neces-
sary to drive the LED (1 V) is referred to as the hTron
[40]. It consists of a meandering length of wire and
a heating element. In the steady state, current flows
from source to drain through the meander, and no cur-
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FIG. 6. Transmitter circuit. (a) Diagram of amplifier chain
converting a fluxon generated by Jth during a threshold event
to voltage across a light-emitting diode. (b) Base 10 logarithm
of the total efficiency of the amplifier chain as a function of the
number of photons produced during a neuronal firing event,
Nph, for three values of LED capacitance and four values of
LED quantum efficiency. In this study, ILED is fixed at 10µA.
rent flows through the heating element, which comprises
the gate. During a switching event, current is injected
into the gate heating element, raising the temperature of
the meander above the superconductor-to-normal-metal
phase transition, Tc. The meander becomes resistive, and
the current bias across the resistor results in a voltage.
The LED is in parallel with the hTron, so this voltage is
present across the emitter and results in the production
of light.
The extreme nonlinearity of material resistance dur-
ing the superconductor/metal phase transition enables
the hTron to achieve the voltage necessary to produce
light during a neuronal firing event. This phase transi-
tion is achieved thermally in this circuit. Thermal devices
are generally antithetical to high speed or efficiency, but
three features of the hTron enable it to perform well in
this context. First, the total volume of material that
must be heated is very small. Second, the specific heat
of all materials involved drops as T 3, so the values of spe-
cific heat at 4.2 K are orders of magnitude smaller than
at room temperature. Third, the device only requires a
shift of ≈ 2 K to switch. Taken together, these proper-
ties enable the hTron to switch in roughly 1 ns with as
little as 20 fJ. Because the device only needs to switch
once per neuronal firing event, this time scale is suitable,
and because a single neuronal firing event will produce
thousands of photons to communicate with hundreds or
thousands of synapses, the energy of the firing event is
dispersed across many synapse events. The power den-
sity of the network in operation remains low [15].
During a neuronal firing event, Jth is driven above its
critical current, leading that junction to produce a fluxon.
The current associated with this fluxon is insufficient to
heat the hTron and cause it to switch. An intermediate
current amplifier is required. In the circuit under con-
sideration, this current amplification is achieved in two
stages. The first stage of current amplification occurs
when the fluxon from Jth causes a subsequent junction,
Jro, to switch. Jro is a relaxation oscillator junction,
meaning upon switching it temporarily enters a latched
state, during which time it is resistive, and diverts its bias
current to a load. A relaxation oscillator junction can
be physically implemented by utilizing only the internal
shunting of a superconductor-insulator-superconductor
junction, resulting in a hysteretic current-voltage rela-
tionship. The load to which Jro diverts its bias cur-
rent is a current amplifier referred to as the nTron [41].
The nTron is similar to the hTron in that the channel
from source to drain switches from a superconducting
state to a resistive state when sufficient current is driven
into its gate. The difference is that the nTron can be
switched with less current, and it produces less resis-
tance. When 60µA is input into the gate, the nTron
produces ≈ 1 kΩ, whereas 1.2 mA into the gate of the
hTron produces ≈ 800 kΩ. The second stage of current
amplification occurs when Jro switches the gate of the
nTron. This switching event diverts the 1.2 mA channel
current of the nTron to the hTron, leading to the large
voltage amplification which drives the LED. We therefore
use Jro in conjunction with the nTron and hTron to drive
the LED. Jro provides sufficient current to switch the
nTron. The nTron provides sufficient current to switch
the hTron. The hTron provides sufficient voltage to pro-
duce light from the diode. More detail regarding the
operation of the circuit in Fig. 6(a) is given in Ref. 14.
The most important consideration of the amplifica-
tion chain in Fig. 6(a) is the efficiency of light produc-
tion. Multiple sources of inefficiency are present in the
light emitter. The internal quantum efficiency may be
less than unity, meaning only a fraction of the injected
electron-hole pairs will produce a photon. Further, only
a fraction of the generated photons will be coupled to
the guided mode of the axonal waveguide. We refer to
these loss mechanisms together as the LED quantum ef-
ficiency, ηqe. Additionally, energy will be dissipated to
Joule heating in the nTron and hTron. We define the to-
tal efficiency of the amplifier chain, ηamp, by the relation
Eamp = Nphhν/ηamp. Here, Nph is the number of pho-
tons produced in a neuronal firing event, h is Planck’s
constant, and ν is the frequency of light (250 THz in
these calculations [42]). By analyzing each component
of the circuit in Fig. 6(a) (as presented in Ref. 14), we
8can arrive at a relationship between ηamp and Nph. This
relationship depends on the LED capacitance and quan-
tum efficiency. The results are plotted in Fig. 6(b) for
three values of LED capacitance and four values of ηqe.
We see that for low values of Nph, the total efficiency
is limited by capacitance, while for high values the total
efficiency is limited by ηqe. Due to losses in the nTron
and hTron, the efficiency is roughly a factor of ten less
than the LED quantum efficiency. System efficiency can
be gained with improved drive circuits, low-capacitance
light sources, and high efficiency light sources. Low-
temperature-operation is extremely beneficial for increas-
ing LED internal quantum efficiency [43]. We assume
LEDs with 10 fF capacitance and 10−3 quantum effi-
ciency can be achieved, and even better performance is
likely attainable [43]. In Fig. 6(b) we see these numbers
result in total amplifier efficiency of 10−4 if more than a
few hundred photons are generated.
The number of photons which must be generated is re-
lated to the number of synaptic connections formed by
the neuron. We assume a neuronal firing event produces
10 photons per synaptic connection to accommodate for
loss and to trigger synaptic firing as well as synaptic up-
date operations. In design of small-scale networks [15],
we assume the smallest neurons will have roughly 20 out-
directed synapses, and the largest will have one thousand.
Assuming neurons in a network will produce between 200
and 10,000 photons per neuronal pulse with a total effi-
ciency of 10−4, and assuming the neurons will fire with a
1/f power spectral density from 100 Hz to 20 MHz [15],
typical of systems demonstrating self-organized critical-
ity [44], we can calculate the power consumed during
network operation. The analysis of Fig. 6(b) considers
only the power dissipated by the amplifier circuit, but
in Refs. 12 and 15 we consider the power dissipated by
the receiver circuit of Fig. 2(a) as well. For the capac-
itance and efficiency of the LED considered here, the
transmitter circuit dissipates orders of magnitude more
power than the receiver circuit. The synaptic update cir-
cuit of Fig. 5(a) draws even less power than the receiver
circuit because it is in operation far less frequently, as
synaptic update events need not occur nearly as often as
synaptic firing events. Taking all these power dissipation
mechanisms into account, we find that a network with
8100 neurons occupying a 1 cm× 1 cm die will dissipate
one milliwatt of device power [15]. One application of a
network of this scale would be as a faint-light artificial
vision system [45]. Similarly, a network with one mil-
lion neurons and 200 million synapses spanning a 300 mm
wafer will dissipate one watt, which is the cooling power
of a standard 4He cryocooler. Such cryogenic systems
typically require on the order of a kilowatt for cooling
when there is no power being dissipated by the device,
and an additional kilowatt of cooling power per watt of
device power. The power density of this network of 200
million synapses would be 10 W/m2, which can be easily
cooled by submersion in liquid helium [46]. Models for
device and system scaling show the area of the network
will grow slightly more quickly than the power consump-
tion, indicating large-scale networks will not be limited
by heat removal [15] in liquid helium.
It is unclear which light sources are best for this neural
application. We would like the emitters to have carrier
recombination times shorter than 50 ns so that photon
emission does not limit the maximum speed of neuronal
firing. The ability to produce light at multiple frequen-
cies may also be advantageous to enable different colors
to be routed on the same waveguides to perform differ-
ent synaptic operations (i.e., firing versus update). Com-
pound semiconductors have these spectral and temporal
properties, and they can be integrated with silicon waveg-
uides [43] with high efficiency, particularly at cryogenic
temperature. Yet cryogenic operation enables several
types of silicon light sources [42, 47, 48], which bring the
advantage of simpler process integration. Sources pro-
viding incoherent pulses with 10,000 photons produced
with efficiency of 10−3 operating at 20 MHz at 4.2 K are
sufficient to enable a massively scalable neural comput-
ing platform with connectivity comparable to the brain
and thirty thousand times faster speed [6, 9].
IV. DISCUSSION
We have introduced basic synaptic and neuronal cir-
cuits which receive and send communication signals in
SOENs. The synaptic circuits of Sec. II can be combined
with the neuronal light-production circuit of Sec. III to
form a loop neuron, as shown in Fig. 1. The synap-
tic firing circuit is an analog photon-to-fluxon trans-
ducer which receives single-photon signals from the pre-
synaptic neuron and converts the signals to a super-
current. The amount of supercurrent generated during
a synaptic firing event is determined by the synaptic
weight. This synaptic weight can be updated in less than
50 ps to implement machine learning algorithms. For un-
supervised learning, a variety of plasticity mechanisms
can be implemented, including STDP wherein timing cor-
relation between a photon from the pre-synaptic neuron
and a photon from post-synaptic neuron strengthen or
weaken the synapse. When the stored current from many
synaptic firing events exceeds the critical current of a JJ
in the threshold loop, a fluxon is produced which starts
an amplification sequence. The result of this amplifica-
tion sequence is the production of light from an LED. We
have analyzed the energy consumed during the produc-
tion of light from a neuronal firing event. When using
this energy in calculations of network activity, we find
a die-level network will consume roughly 1 mW, and a
wafer-level network will consume 1 W (see Sec. III and
Ref. 15). For cryogenic operation, the system power con-
sumption is dominated by the cryostat, which will con-
sume roughly a kilowatt. Yet for many computing sys-
tems it is not the total power, but the power density
that limits scaling. The power density of these cryogenic
networks is low enough to be cooled by 4He, even for
9massively scaled systems interconnected by optical fibers
and free-space links.
The use of superconducting electronics in neural sys-
tems has been proposed [49–51] and demonstrated [52,
53] previously. We anticipate future neural hardware
leveraging both purely electrical neurons and optoelec-
tronic neurons. Purely electrical neurons with local con-
nectivity, extreme speed, and extreme energy efficiency
can be combined with optoelectronic neurons capable of
supporting more local synaptic connections as well as dis-
tant synaptic connections necessary for information inte-
gration across large networks. The use of light for com-
munication in neural systems brings advantages at local
and global scales. At the small scale of neuronal clusters,
photonic communication enables the fan-out necessary
to achieve neurons with thousands of direct connections
without the need for time-multiplexing and arbitration
which leads to communication bottlenecks [54]. At the
large scale of cognitive neural systems, communication
at the speed of light enables integration of information
across the largest systems possible given the constraints
of special relativity.
The arguments put forth for using light in neural com-
puting are general, and also apply to systems based on
CMOS operating at room temperature. We envision fu-
ture hybrid systems wherein network activity in a SOEN
at low temperature is communicated to a CMOS neural
system by optical signals over fiber. Such systems would
utilize the rich synaptic functionality, energy efficiency,
and high speed of SOENs, but also leverage the matu-
rity and convenience of room-temperature silicon systems
for readout, control, and interfacing with the cryogenic
system. SOENs are also well-suited to operate in con-
junction with other cryogenic technologies. Many of the
most advanced imaging systems used for medical appli-
cations, astronomical observation, and particle detectors
use cryogenic sensors [55–62]. Integrated image process-
ing and data communication in and out of the cryostat
are central challenges for such technologies. A vision sys-
tem leveraging superconducting sensors in conjunction
with a SOEN for real-time image processing and analysis
would serve to reduce the data sent out of the cryostat
by identifying salient features of the visual scene before
data transmission. The use of a SOEN in this context
also has the advantage that the output signals are pho-
tonic and can be coupled to optical fiber for low-loss,
high-bandwidth transmission with minimal heat load.
Several domains of advanced computing are presently
evolving, and the future landscape of information pro-
cessing remains elusive. Large-scale digital computing
based on silicon transistors will continue to progress and
offer exciting opportunities. Digital computing based on
superconducting circuits is also developing rapidly [36–
38]. Quantum annealing is becoming a useful comput-
ing paradigm [63], while systems for gate-based quan-
tum logic continue to advance [64]. These computing
paradigms are highly complimentary. Quantum systems
are inherently probabilistic, and neural systems are ideal
statisticians [65–67]. It is exciting to envision an ad-
vanced hybrid computing system wherein a neural system
learns the quantum nature of qubit circuits and a digital
computer controls the operation of both [68]. Supercon-
ducting optoelectronic hardware is a strong candidate to
meet the needs of this multi-modal computational net-
work.
This is a contribution of NIST, an agency of the US
government, not subject to copyright.
Appendix A: Circuit parameters
The synaptic transducer circuit of Fig. 2 and Fig. 3 was
simulated with Lspd = 72 nH, Ispd = 10µA, rspd = 2 Ω,
Lsi = 10 µH, rsi = 0 Ω, and Isy = 800 nA - 4µA. The
simulated circuit included Jsf as well as a Josephson
transmission line [21, 22] with one JJ, and a third JJ
in the SI loop. All JJs in this circuit were simulated
with Ic = 10 µA. The inductors between the JJs in the
Josephson transmission line had L = 200 pH.
For the binary synapse of Fig. 4, the circuit parame-
ters are Ib1ss = 38µA, Ib2ss = 20µA, Lss = 90 pH. The
four inductors comprising the two mutual inductors are
labeled L1 − L4 from left to right. Their values are
L1 = L2 = 45 pH, L3 = L4 = 18 pH. The JJs in this
circuit were simulated with Ic = 40µA.
The circuit parameters relevant to Fig. 5 are as follows.
Inductor values are L1 = 1.25 µH, L2 = 12.5 nH, L3 =
125 nH. Ispd = 10 µA. The bias to the synaptic update
junction is Ibsu = 38 µA, and the bias to the synaptic
storage junction is the same. The resistors r1 and r2 can
be chosen to achieve the desired correlation time window.
The details of design and simulation of the circuit of
Fig. 6 are presented in Ref. 14.
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